This paper proposes a CMOS oscillators-based smart temperature sensor with a SAR (Successive Approximation Register) search algorithm. To reduce the cost and release the number of bits, a temperature-dependent delay circuit (TDDC) composed of a thermal ring oscillator and a fixed-gain time amplifier was used to generate a thermal sensing delay proportional to the test temperature. An adjustable reference delay circuit (ARDC) composed of another thermal compensation ring oscillator and an adjustable-gain time amplifier was used to program a reference set-point delay. For digital output coding, a SAR control logic was adopted for selecting the optimal reference delay of the ARDC to approximate the thermal delay of the TDDC through the help of a time comparator. The chip size of the proposed oscillators-based sensor with 11 output bits was 0.25 mm 2 , which is less than the 0.6 mm 2 of its delay-linebased predecessor with a 10 output bits in the same 0.35-m TSMC CMOS process [1] . The measurement errors were within 0.6 C in the temperature range of 0 C to 90 C after two-point calibration for eight packaged chips.
Introduction
A recently proposed time-domain smart temperature sensor would substantially reduce the cost and the power of smart temperature sensors for VLSI systems as shown in Fig. 1(a) [2] . This delay-line-based sensor first converts the test temperature into a pulse with a width proportional to the measured temperature. The generated pulse is then fed into a time-to-digital converter (TDC) rather than an analogto-digital converter (ADC) for output coding. Generally, the chip size of the time-domain sensors is much less than that of their conventional voltage-domain predecessors [3] . However, a large curvature exists for the temperature-to-delay transfer curves of the inverter-based delay line, and the corresponding sensor accuracy would be limited for most applications. For accuracy enhancement, a SAR sensor with two linear delay lines suitable for time-domain curvature compensation was proposed, and the inaccuracy of -0.25-0.35 C in the 0 C-90 C test range was achieved. With a 10-bit output design, the chip area was 0.6 mm 2 in a TSMC 0.35-m CMOS process. Although its accuracy is the best among time-domain sensors, the chip area was almost 10 times more than that of time-domain sensors. 
Proposed Structure
To further reduce the chip area and release the number of bits, two oscillators along with the corresponding time amplifier were proposed for both linear delay lines instead. The basic structure of the proposed circuit is shown in Fig. 1(b) . The offset time cancellation circuit was adopted to reduce the offset faced at the lower test temperature bound. The TDDC for temperature sensing was used to generate the output signal t D with a delay proportional to the measured temperature. The ARDC with a time reference was designed for programming reference set-point delay t A . The timing differences between t A and t D was detected by the time comparator to output comp for the SAR operation. Finally, the SAR control logic was used to provide digital coding successively.
TDDC for Temperature Sensing
The TDDC consists of a thermal ring oscillator and a fixed-gain time amplifier to replace the long inverter-based chain used in [1] , as shown in Fig. 2(a) . For temperature sensing, the retriggerable ring oscillator was composed of a NAND gate and a buffer-based delay line. The oscillatory period can be assumed as t temp , which is determined by the propagation delay of one NAND gate and the buffer gates. The period width can be written as t temp =2 k t p , where k and t p are the number of logic gates (including inverters and a NAND gate) resident in the ring oscillator and the average propagation delay of the gates, respectively. The delay signal t p is a thermally sensitive quality that can be used to sense the test temperature [2] . Therefore, the oscillator can act as a time-domain PTAT (proportional to absolute temperature) sensor, which is much simpler than those of voltage-domain sensors. For low-power and low-cost systems, t p should be designed longer to allow for a larger oscillatory period using fewer k stages. The succeeding time amplifier, composed of a simple down counter and a comparator for comparing the counter with a preset circulation value n, was adopted to select the n+1 th rising edge of the oscillatory period to produce the amplified delay t D (t D =n t temp ). Thus, a required resolution was obtained, and the number of the delay elements can be greatly reduced for area saving.
ARDC, time comparator, and SAR
As a replacement for a binary-weighted reference delay line with a large chip area [1] , the ARDC designed for programming the reference set-point delay t A , as shown in Fig. 2(b) , was composed of another ring oscillator with thermal compensation circuits and an adjustable-gain time amplifier. Furthermore, the ARDC was based on a cyclic structure that can reduce more chip size because of the reduced use of both delay elements and compensation circuits. To lower the nonlinearity impact on sensor accuracy, the same curvature compensation technique in [1] was adopted for the proposed sensor. Thus, the curvature of the thermal-insensitive period width t u in the thermal-compensation oscillator was designed to be similar to that of the thermal period width. Fig. 3(a) . According to the state of the signal comp from the time comparator, the SAR control logic was used to determine whether the SAR bit is preserved (t A < t D ) or cleared (t A > t D ). For a given test temperature, the thermally sensitive delay t D is fixed, and t A , which has substantially less temperature sensitivity, is adjusted successively to approximate t D according to the set-point value. The timing relationship of the proposed circuit is shown in Fig. 3(b) . Using 11-bit SAR control logic guarantees an effective resolution better than 0.05 C. 
Results and Conclusion
The microphotograph of the proposed sensor with a chip area of 0.25 mm 2 in a TSMC 0.35-m CMOS process is shown in Fig. 4(a) . With two-point calibration, the measurement errors for eight test chips were within 0.6 C in the 0 C to 90 C range, as shown in Fig. 4(b) . The proposed sensor was designed to release both unreasonable delay line length requirements by replacing the delay-line-based structure with the oscillators-based structure. This achieved a theoretical four-fold improvement in chip size, compared to the former linear structure version [1] . In addition, the temperature resolution can be improved without significantly increasing the chip area. The measured performances of the proposed sensor, along with the former version [1] , are shown in summary form in Table I . 
